



Cutting Cost and Resolution Enabled by Novel Photonic Technologies for Next-Generation Probe Cards Manufacturing



Dr. Ksenija Varga, Dr. Thomas Uhrmann
Business Development Management
EV Group

- ➔ EV Group: Company Overview, Novel Photonic Technologies.
- ➔ Maskless Exposure Technology: Motivation for Evaluation: Objectives & Goals.
- ➔ Methods, Materials, Procedures.
- ➔ Key Data & Discussion.
- ➔ Newest EVG's Technology: NanoCleave™.
- ➔ Summary & Conclusions.





Leading supplier of wafer processing equipment for the MEMS, nanotechnology & semiconductors markets.

Founded in 1980 by DI Erich and Aya Maria Thallner. More than 1300 employees worldwide.


Headquarters in Austria, with fully owned subsidiaries in the USA, Japan, South Korea, China, Taiwan & Malaysia.



Advanced Resist Processing
EVG®150 Series



Maskless Exposure Technology
LITHOSCALE®




Nanoimprint & S&R Mastering
HERCULES®




Wafer Level Optics & Photonics Packaging
EVG®7300



METROLOGY




3D Integration & Hybrid Bonding



NanoCleave™ IR Laser Release

→ INTRODUCTION / BACKGROUND

- Fine pitch probe cards interconnect formation: several lithographic patterning steps.
- Process is connected to high CoO.



PATTERNING PROCESS

METAL1

- **VIA**
 1. Coating
 2. Expose VIA
 3. Development
 4. UV-cure
 5. Post UV cure bake

• METAL2


1. Coating
2. Expose METAL2
3. Development
4. UV-cure
5. Post UV cure bake
6. Oven cure as normal
7. Descum

→ Development of cost-efficient processes.



→ Cutting costs by reduction of the lithographic steps.

→ EQUIPEMENT

- VIS top-side alignment & backside alignment.
- Advanced Distortion Function: crucial for advanced packaging.
- High autofocus $\pm 50 \mu\text{m}$, high dept of focus $\pm 12 \mu\text{m}$.
- Die annotation feature.




PARAMETER	SPECIFICATION
Exposure Source	HP UV – Laser Diode (LD)
Exposure Spectrum [nm]	375, 405 and every mix
CD L/S [μm]	< 2
Substrate Sizes [inch]	6" – 12"
Wafer Layout [format]	GDS II (standard) Gerber, OASIS, ODB++ (optional)



Die-level compensation schematic process flow

→ TEST LAYOUT



- Containing various test fields scaled up/down to different sizes written on 1 wafer.



→ EFFICIENT PROCESS EVALUATION & OPTIMIZATION!

→ EXPERIMENTAL SETUP


- Evaluated dose range: 10–450 mJ/cm².
- TOK resist, positive tone.



→ Design layout with dense RDL and VIAs connections

→ CONTRST CURVE

- To optimize the multi-level exposure an understanding of dose dependency on the penetration depth is required.
- Matrix where dose/wavelength/focus can be adjusted via recipe.




→ Minimum exposure dose required to initiate reaction.


→ Linear behavior at higher exposure dose

→ SPECTRAL REFLECTANCE IMAGES

- Estimation of the FT nonuniformity.



Nonuniformity measurement after spin-coating process.




Nonuniformity measurement after exposure with a defined penetration depth & resist development.

→ Resist surfaces generated via multi-level exposure is not significantly deviating from the original spin-coated surface.

→ SEM IMAGES of DUAL-LAYERS







- High dept-of-focus allows good control of sidewall profile and resolution throughout the resist layer thickness.



→ RDL traces with vias (width: 5 μm, gap: 3 μm)





→ SEM IMAGES

- Baseline evaluation of line–space patterning performance.
- Pos. TOK P–W1000T
- Layer thickness: 8 μm
- Aspect ratio 4:1, sidewall angle up to 87°




→ SEM IMAGES

- Thick resist applications.
- JSR THB 151N, negative tone.
- Layer thickness: 50 μm , AR 5:1



→ SEM IMAGES

- NEW DEVELOPMENT: negative tone dielectrics for fine pitch probe cards RDL patterning.
- Layer Thickness: 7 – 8 μm (after soft bake), AR: > 2:1



3.5 μm via resolved in ~7 μm LT


3 μm via resolved in ~8.5 μm LT

→ DIE ANNOTATION FEATURE

- Data generation “on-the-fly” for each wafer individually.
- Available Annotation Types: DataMatrix, QR Code, Aztec, PDF417 etc.
- Important for traceability in semiconductor supply chain.


→ VARIABLES USED

- LotID, SubstrateID, SubstrateAcquiredID, CellID
- EquipmentName, ModuleName, SerialNumber
- RecipeName, RecipeNamespace
- ProcessJobID, ControllJobID




EPTC 2023
25th Electronics Packaging Technology Conference


- Annotations are created as templates on LITHOSCALE® and can be used in various recipes.



QR CODE



DATA MATRIX



IR laser-initiated release of any ultra-thin film or layer from silicon carriers with nanometer precision.


Revolutionizing 3D & heterogenous integration as well as material transfer.

Front-end compatible carrier technology for further integration of fusion and hybrid bonding processes.


Enabling silicon carrier wafers in advance packaging processes such as FoWLP & 3D SiC.

→ INTRODUCTION


- Technology utilizes IR laser & inorganic release materials to enable laser debonding on Si.
- This eliminates the need for glass substrates in advanced packaging.
- Temperature & glass carrier compatibility issues are avoided.
- Ability to transfer ultra-thin layers via carriers in front-end processing is enabled.



300 mm fusion bonded wafers release



300 mm molded wafer release




200 mm temporary bonded thin device wafer release

→ INTRODUCTION

- The nanometer–precision of new process supports advanced semiconductor device roadmaps calling for thinner device layers & packages.

→ APPLICATION in FO WLP

- Release for “RDL first”.
- Temporary bonding for warpage control for “chip first” enables thinning & backside processing.



Source: Brewer Science

→ MASKLESS MANUFACTURING ACCOMPLISHES:

- TECHNOLOGY SCALING for FINE PITCH PROBE CARDS
 - High resolution patterning achieving $<2 \mu\text{m}$ L/S

- DESIGN FLEXIBILITY
 - Layout independent from chip size
 - Multi-die architectures, die-level patterning

- MARKET LEADERSHIP
 - Fast tape-out
 - Adaptation to customer needs

- MASKLESS MANUFACTURING ACCOMPLISHES:
 - ECONOMICAL BENEFITS
 - By dual-layer exposure of resists by cutting the lithographic steps.
 - SUSTAINABLE INDUSTRY
 - Short supply chain contributes to low ecological footprint

- Recently launched IR Laser Release Technology
 - Enables cutting the costs through thin layer transfer & elimination of needed glass substrates.

Thank you for your attention!



K.Varga@EVGroup.com



Wafer is coated with black resist and world map is patterned on LITHOSCALE®

Data, design and specifications may not simultaneously apply, or depend on individual equipment configuration, process conditions and materials and may vary accordingly. EVG reserves the right to change data, design and specifications without prior notice. All trademarks, logos, website addresses or equipment names that contain the letters or words "EVG" or "EV Group" or any combination thereof, as well as the following names and acronyms are registered trademarks and/or the property of EV Group: CombBond®, CoverSpray™, EZB®, EZ Bond®, EZD®, EZ DeBond®, EZR®, EZ Release®, GEMINI®, HERCULES®, HyperIntegration®, IQ Aligner®, LowTemp™, NanoAlign®, NanoFlow®, NanoSpray™, NIL-COM®, NILPhotonics®, OmniSpray®, SmartEdge®, SmartNIL®, SmartView®, The Triple "I" Company Invert, Innovate-Implement®, Triple ®, ZoneBOND® is a registered trademark of Brewer Science, Inc. Other product and company names may be registered trademarks of their respective owners.

