SWTEST ASIA

HOW TO ALIGN 3D ICs FOR TESTING AT DIE LEVEL Using AMT5000 & HBM as an Example




Calvin Park Advanced Mechatronics Korea

Overview

- Advent of 3D "Stacked" ICs
- The Architecture of 3D ICs HBM
- Current Testing Methods for HBM Wafer Level Testing
- Importance of Die Level Testing
- Challenges in Testing HBMs at Die Level
- How to Perform Die Level Test for HBMs
- AMT5000 Design Parameters & Considerations
- AMT 5000 Die Alignment Precision Measurement Method
- AMT 5000 Die Alignment Precision Test Result
- AMT5000 Technical Capabilities
- Summary


Calvin Park

Advent of 3D "Stacked" ICs



3D IC architecture is the new standard in memory chip design An explosion of market demand for HBM chips – e.g., Al Accelerators

Calvin Park



Architecture of 3D "Stacked" ICs - HBM

The "stacked" architecture necessitated ultra-fine pitch between I/O connectors.

Package


IFBGA Roll

DRAM

Substrate


GDDR5

Declining size of the contact pads



Calvin Park

4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023



32 I/O vs. 1024 I/O 28GB vs. +100GB

Current Testing Methods for HBM Wafer Level Probing


The small pitch between the bumps in HBM chips present a challenge for testing:

- difficult access to individual bumps for testing
- increases the risk of crosstalk or interference between signals.

HBM chips are tested at the wafer level and shipped out without the final testing, increasing the risk of the final product being "scrapped"

Calvin Park

Current Testing Methods for HBM Wafer Level Probing



- Sawing generated dust
- Cutting position errors

4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023


Importance of Die Level Testing

Final Test

Robust KGSD testing safeguards the quality of semiconductor devices prior to packaging


Post wafer sawing testing at die level ensures chip integrity, reduces rework, & minizes scraps

Calvin Park



Challenges in Testing HBMs @ Die Level **Alignment Problem**


- Testing requires test probes contacting I/O pins of the chips
- The small pitch between the bumps in HBM chips present a challenge for testing:
 - difficult access to individual bumps for testing
 - increases the risk of crosstalk or interference between signals. Ο



Calvin Park


4th Annual SWTest Asia | Hsinchu, Taiv.





November 2-3, 2023

Challenges in Testing HBMs @ Die Level Die Carrier Assisted Testing



4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023


Calvin Park

Tri-temperature and electrical testing should be done after chip is "singulated" (i.e., cut from the

• The only alternative method of testing 3D chips at the die level is using a die-carrier, plastic housing for

 Hot or Cold testing is difficult b/c die-carriers are heated or cooled in a temperature chamberinvariably introduces dust

Challenges in Testing HBMs @ Die Level **Die Carrier Assisted Testing**



4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023

HOW TO PERFORM DIE LEVEL TEST FOR HBMs

Precision Engineering!

Ultra-Fine Alignment Accuracy

- 145° C

4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023

Calvin Park

• Fine Alignment: Precision probe positioning for the finest pitch size: +/- 5 micron alignment accuracy


• Thermal Control: Test temperature range of -45° C to

• High Parallelism: 64 parallel testing

• Versatile Device Type: HBM, BGA, WLCSP, MCP


• Compatibility with Existing Test Systems


AMT5000 DESIGN CONSIDERATION & PARAMETERS



4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023

AMT5000 DESIGN CONSIDERATION & PARAMETERS





4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023

Calvin Park

Die Alignment Accuracy

AMT 5000 DIE ALIGNMENT PRECISION MEASUREMENT METHOD

Reference Registatration	Align the ball array of the initial materia register the upper-left and lower-left co
Device Alignment	Move the stage to each die position, co data with the reference data to adjust th Repeat this process to align all 64 dies.
Measurement of Die Alignment	Sequentially inspect all 64 dies using vi the positional error values compared to


4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023

al parallel to the centerline of the camera and orners of the material as references for the pattern.

onduct vision inspection, and compare the result the die position.

vision starting from the first material to calculate o the reference data.

AMT 5000 DIE ALIGNMENT PRECISION MEASUREMENT METHOD



4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023

Ma	in Mark Calif	Syst	aram A	noFact	-	
1	fleterence	Walkt	3		flotoronce	Mark 2
			1			
	Batarance			_		100
	Center Position	1000	004,165	N.	006.352	
	Angle	Boll Of	6.510	1		
	Current	111				
	Center Position	X	904, 167	Y	008, 340	
	Angle	56	52943	1000		
	Offset to correct	14000		1		
	Center Position	X	000,002	1.0	-009,012	
	Angle		0.018			7
<u>+</u>		Find Ma	9.5		Set Refe	ance.
н						Save
	1023 395					
					In which the	(100.202001166
Reg Devlarges.	S1472, Caverviel 4015 no. 305-2 mailer-Offeet	2. Asiles	(j. 54968)			
15/Foord/sample 351, Center/Ini	108505, CenterV-8 340	0-0.00004 84. Anole	06.520400	I BHEYSOLG	NORVER EINER VON	Dividivant', Manika
COURT AND SHITT	COLUMN STREET, MARKED BROOM	CORP. NORT	H-loga at		References	No. of the local division of the

AMT 5000 DIE ALIGNMENT PRECISION TEST RESULTS

Þ	And angnment for Each Du	Jan Stage Chip	Alignment 64	Chips Completed,	Position Valu	e Measure
K	Chip Alignment Accuracy : :	± 5µm (P)d Bas	e)			


C	Chip A	lignment A	ccuracy :	± 5μm (P	a basej				0							(U	nit : mm)
	Luit	1		2		3		4	0	5		6		7		8	Y
	Chuck	Х	Y	Х	Y	Х	γ	Х	γ	Х	Y	Х	Y	Х	γ	Х	Y
	1	0.003	0.000	0.003	-0.002	0.003	0.003	0.002	0.000	0.002	0.003	0.002	0.002	0.002	0.002	-0.003	0.003
	2	0.005	0.002	0.005	0.002	0.002	0.003	0.003	0.000	0.002	0.002	0.002	0.002	0.000	0.002	0.000	0.000
	3	0.005	0.002	0.003	0.005	0.002	0.000	0.005	-0.002	0.003	0.002	-0.002	0.003	0.005	0.002	0.002	0.002
Υ	4	0.000	0.002	0.002	0.003	0.003	0.002	0.005	0.003	0.003	0.002	0.002	0.003	0.002	0.003	-0.002	0.002
	5	0.005	0.002	0.003	0.003	0.003	0.002	0.002	0.002	0.003	0.002	0.005	0.003	0.002	0.003	0.000	0.005
	6	0.003	0.002	0.005	0.002	0.005	0.005	0.003	0.000	0.007	-0.002	0.002	0.005	0.005	0.002	0.002	0.003
	7	0.005	0.005	0.002	0.003	0.000	0.002	0.002	0.000	0.005	0.003	0.002	0.002	0.003	0.000	0.000	0.000
	8	0.002	0.003	0.002	0.003	-0.002	0.002	0.005	0.003	0.000	0.003	0.003	0.000	-0.002	0.002	0.003	0.000
X	* Measurement : X = -0.002 ~ +0.005 Y = -0.002 ~ +0.005																

Right	1		1		2		3		4		5		6		7		8	
Chuck	Х	Y	Х	Y	Х	Y	Х	γ	Х	Y	Х	Y	Х	Y	Х	Y		
1	0.003	0.000	0.002	0.000	0.003	0.005	0.005	0.003	0.003	0.000	0.002	0.002	0.000	0.005	0.000	0.003		
2	0.003	0.002	-0.002	0.005	-0.002	-0.002	0.003	-0.002	0.005	0.005	0.002	0.003	0.007	-0.002	0.005	-0.005		
3	0.002	0.000	-0.002	0.000	0.007	-0.005	-0.003	-0.002	0.000	0.003	-0.002	-0.003	0.003	0.002	0.002	0.002		
4	0.007	0.005	0.003	-0.002	0.005	0.000	0.007	0.003	0.003	0.000	-0.002	0.005	0.005	0.000	0.000	-0.002		
5	0.007	0.005	0.005	0.000	0.002	-0.003	0.005	0.000	0.002	0.003	0.003	0.000	0.007	0.000	0.007	-0.002		
6	0.003	0.003	0.000	-0.002	0.002	0.000	0.005	0.000	0.005	-0.003	0.007	0.000	0.003	0.002	0.003	0.003		
7	0.003	0.002	0.002	0.002	0.003	-0.002	0.005	0.002	0.005	-0.002	0.003	-0.002	0.002	0.000	0.003	0.002		
8	0.003	0.000	0.002	0.002	0.005	-0.003	0.007	-0.003	0.000	0.000	-0.002	-0.002	0.005	-0.002	0.003	0.002		
※ Measure	* Measurement : X = -0.003 ~ +0.005 Y = -0.005 ~ +0.005																	

4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023

red with Vision (May 25, 2022)

AMT 5000 TECHNICAL CAPABILITIES



4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023


Calvin Park

Dual Chip Aligner & Vison

Sorting Robot

Unloader-Reject

AMT 5000 TECHNICAL CAPABILITIES



Calvin Park

AMT 5000 TECHNICAL CAPABILITIES

		Description						
Test Device	Device Type	HBM, BGA, CSP, MCP, POP, etc. Device Ball (Pad) Pitch: 120µm or above						
UPH(64Para)	Output	711ea/Hr. (Index Time: 4Sec) ; Test Time = 320Sec						
Loader & Un loader	Wafer Ring Frame (Cassette or FOUP)	AMT5000 Loader One Place, Unloading Two Place (Good, Reject)						
	JEDEC Tray (Stacker Type)	AMT5400						
	Probe Station	Probe Card or Fine Pitch Hi-Fix Board						
	Parallelism	64Para, Parallelization Scalable						
	Dual Stage (Χ,Υ,Ζ,θ)	Accuracy = ±10µm Repeatability = ±2µm Resolution = 0.1µm Max Speed = 500mm/sec						
Test Site	Loader /Un loader Picker (X,Y,Z)	Accuracy = ± 20µm Cycle Time = 1.2 sec Pick & Place Load = 1N ~ 2N 1 Head 4 Picker						
	Chip Align & Vision (X,Y,Z,θ)	Accuracy = ± 0.5µm Alignment Tact Time = 320 sec/64para Chip Alignment Accuracy = ±5µm (Pad) Vision : Chip Align						
	Hot & Cold Chuck (Dual)	-45°C~+145°C (±1°C)						

Calvin Park



More about AMT solutions can be seen here:

AMT HBM Test Handler™

- <u>https://www.youtube.com/watch?v=hrxTY</u>
 <u>8dsUSE&t=20s</u>
- <u>https://www.youtube.com/watch?v=-</u>
 <u>CG8Am9uSJI</u>
- <u>https://www.donga.com/en/List/article/all/</u>
 <u>20230705/4268749/1</u>

Calvin Park Chief Commercial Officer calvinpark@imamt.com





 \mathbf{O}

4th Annual SWTest Asia | Hsinchu, Taiwan, November 2-3, 2023

www.imamt.com

+82-10-4556-8031 +1949-230-6153

40, Smartsandan 1-ro, Chungcheongnam-do, Republic of Korea