


Hybrid Bonding Technology for Next-Generation 3D-IC/Chiplets

Tak Fukushima

Department of Mechanical Systems Engineering,
Tohoku University

Supercomputer with AMD's 3D V-Cache Using Enhanced Chiplet & Hybrid Bond




2024/10/24-25

SWTest Asia

1

Requirement for Chip-to-Wafer Cu-Cu/SiO₂-SiO₂ Hybrid Bonding




2024/10/24-25


SWTest Asia

2

Typical Cu-Cu/SiO₂-SiO₂ Hybrid Bonding Flow



Cu-Cu/SiO₂-SiO₂ Hybrid Bonding Parameters



Low-temp. bondability	Sort bond time	Bond energy Incl. between Cu & SiO ₂	Adhesion & Cu barrier
CMP compatibility (Dishing, Erosion, Corrosion etc.)	Plasma compatibility & Q-time	High-throuput & high accuracy trade-off	Small warpage & low stress
Fine-pitch & Dielectric property	Low loss & Low water uptake	Electromigration tolerance	Thermal dissipation
Cu orientation control	Cu passivation against CuOx	Cu grain size & Cu diffusion length	Particle (tolerability))

Impact of dishing depth on nanogap closing

Useful Links for Technical Posters

If you have any questions, please contact

Takafumi Fukushima
Graduate School of Engineering
Graduate School of Biomedical Engineering
Tohoku Univ., Sendai, Japan
+81-022-795-6978
fukushima-tak@tohoku.ac.jp


IEEE Spectrum Hybrid Bonding Plays Starring Role in 3D Chips

The quality of the connection counts, too. The metals in chip interconnects are not a single crystal; instead they're made up of many grains, crystals oriented in different directions. Even after the copper expands, the metal's grain boundaries often don't cross from one side to another. Such a crossing should reduce a connection's electrical resistance and boost its reliability. Researchers at Tohoku University in Japan reported a new metallurgical scheme that could finally generate large, single grains of copper that cross the boundary. "This is a drastic change," says **Takafumi Fukushima**, an associate professor at Tohoku. "We are now analyzing what underlies it."


"I think it's possible to make a more-than-20-layer stack using this technology."

At ECTC, researchers from **Tohoku University** and Yamaha Robotics reported work on a similar scheme, using the surface tension of water to align 5- μ m pads on experimental DRAM chips with better than 50-nm accuracy.

Tohoku's Hybrid Bonding Activity in ECTC2022



Tohoku's Hybrid Bonding Activity in ECTC2023



Tohoku's Hybrid Bonding Activity in ECTC2024

